

(1390 REV. 5-93) US DEPT. OF COMMERCE PATENT & TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER
104270

**TRANSMITTAL LETTER TO THE
UNITED STATES
DESIGNATED/ELECTED OFFICE
(DO/EO/US) CONCERNING A FILING
UNDER 35 U.S.C. 371**

U.S. APPLICATION NO.
(if known, sec 37 C.F.R.1.5)

09/403543

INTERNATIONAL APPLICATION NO.
PCT/JP99/00864INTERNATIONAL FILING DATE
February 24 1999PRIORITY DATE CLAIMED
March 2 1998TITLE OF INVENTION
THREE-DIMENSIONAL DEVICEAPPLICANT(S) FOR DO/EO/US
Tatsuya SHIMODA and Satoshi INOUE

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☒ has been transmitted by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☐ have been transmitted by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A small entity statement.
16. ☐ Other items or information:

U.S. APPLICATION NO. (if known) 09/403543 C.F.R. 1.5)		INTERNATIONAL APPLICATION NO. PCT/JP99/00864		ATTORNEY'S DOCKET NUMBER 104270	
---	--	---	--	------------------------------------	--

17. <input checked="" type="checkbox"/> The following fees are submitted: Basic National fee (37 CFR 1.492(a)(1)-(5)): Search Report has been prepared by the EPO or JPO.....\$840.00 International preliminary examination fee paid to USPTO (37 CFR 1.482).....\$670.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)).....\$760.00 Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....\$970.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4).....\$ 96.00 ENTER APPROPRIATE BASIC FEE AMOUNT =				CALCULATIONS		PTO USE ONLY	
				\$840.00			

Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$			
---	--	--	--	----	--	--	--

Claims	Number Filed	Number Extra	Rate		
Total Claims	20-20 =	0	X \$ 18.00	\$	
Independent Claims	2- 3 =	0	X \$ 78.00	\$	
Multiple dependent claim(s)(if applicable)			+ \$260.00	\$	
TOTAL OF ABOVE CALCULATIONS =				\$840.00	
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28).				\$	
SUBTOTAL =				\$840.00	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				\$	
TOTAL NATIONAL FEE =				\$840.00	
				Amount to be refunded	\$
				Charged	\$


a. ☒ Check No. 103891 in the amount of \$840.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:
 OLIFF & BERRIDGE, PLC
 P.O. Box 19928
 Alexandria, Virginia 22320


 NAME: James A. Oliff
 REGISTRATION NUMBER: 27,075

 NAME: Thu Anh Dang
 REGISTRATION NUMBER: 41,544

09/403543

420 Rec'd PCT/PTO 25 OCT 1999

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Tatsuya SHIMODA et al.

Application No.: U.S. National Stage Application of
PCT/JP99/00864

Filed: October 25, 1999

Docket No.: 104270

For: THREE-DIMENSIONAL DEVICE

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE ABSTRACT:

--A memory IC includes a first substrate (substrate on the transfer destination side), and memory cell arrays deposited on the first substrate. The memory cell arrays are deposited from the bottom up by a method for transferring a thin film configuration. The transferring method includes the steps of forming a thin film device layer (memory cell array) on a second substrate with a separable layer therebetween, and irradiating the separable layer with light to cause a separation in the separable layer and/or at an interface so that the thin film device layer on the second substrate is transferred to the first substrate.--

IN THE SPECIFICATION:

Page 1, line 1, delete "DESCRIPTION"; and

line 5, change "Technical Field" to --BACKGROUND OF THE INVENTION--;

between lines 5 and 6, insert --1. Field of the Invention--; and
line 8, change "Background Art" to --2. Description of Related Art--.

Page 2, before line 3, insert --SUMMARY OF THE INVENTION--; and
line 6, delete "Disclosure of the Invention".

Page 4, line 20, change "Brief Description of the Drawings" to --BRIEF DESCRIPTION OF THE DRAWINGS--.

Pages 7-8, delete the pages in their entirety.

Page 9, delete lines 1-14 in their entirety; and

line 16, change "Best Mode for Carrying Out the Invention" to
--DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS--.

IN THE CLAIMS:

Please amend claims 1-20 as follows:

1. (Amended) A three-dimensional device comprising:

a plurality of thin film device layers deposited in a thickness direction, each thin film device layer being disposed in a predetermined region in a planar direction, [wherein] at least one of the thin film device layers [is] being deposited by a transfer method.

2. (Amended) A three-dimensional device comprising:

a plurality of thin film device layers deposited on a base in a thickness direction for constituting a three-dimensional circuit, each thin film device layer constituting a circuit disposed in a predetermined region extending in a planar direction, [wherein] at least one of the thin film device layers [is] being deposited by a transfer method.

3. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, further comprising a first substrate, the transfer method [comprises the steps of] comprising forming [a] the at least one thin film device layer on a [support] second substrate with a separable layer therebetween, and irradiating the separable layer with light to cause a separation in at least one of the separable layer [and/or] and at an interface so that the at least one thin film device layer on the [support] second substrate is transferred to [a] the first substrate of the three-dimensional device.

4. (Amended) The three-dimensional device according to claim 3, [wherein] the separation of the separable layer [is] being caused by one of breakage [or] and weakening of interatomic or intermolecular bonds in a material constituting the separable layer.

5. (Amended) The three-dimensional device according to claim 3, [wherein] the separation of the separable layer is caused by evolution of gas from a material constituting the separable layer.

6. (Amended) The three-dimensional device according to claim 3, [wherein] the light [is] being a laser beam.

7. (Amended) The three-dimensional device according to claim 3, [wherein] the separable layer [comprises any] comprising one of amorphous silicon, ceramic, metal, and organic polymeric material.

8. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein the] claim 1, each thin film device layer [comprises] comprising connecting electrodes[, the connecting electrodes] electrically connecting two adjacent thin film device layers to each other.

9. (Amended) The three-dimensional device according to claim 8, [wherein] the connecting electrodes [are] being provided on both surfaces of [the] each thin film device layer.

10. (Amended) The three-dimensional device according to claim 8, [wherein] further comprising an anisotropic conductive film, two adjacent thin film device layers [are] being joined to each other with [an] the anisotropic conductive film therebetween.

11. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, in two selected layers of the thin film device layers, [one] a first layer [has] having a light-emitting section and [the other] a second layer has a light-receiving section, the light-emitting section and the light-receiving section enabling optical communication between the two layers.

12. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, the at least one thin film device layer deposited by transferring [is] being formed simultaneously with at least one other of the [other] thin film device layers.

13. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, at least one of the thin film device layers [comprises] comprising a plurality of thin film transistors.

14. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, at least one of the thin film device layers [comprises] comprising a memory cell array.

15. The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, a plurality of layers among the thin film device layers [comprises] comprising one memory.

16. (Amended) The three-dimensional device according to [one of claims 1 and 2, wherein] claim 1, at least one of the thin film device layers [comprises] comprising a memory cell array, and at least one [of the] other thin film device layers comprises a logic circuit.

17. (Amended) The three-dimensional device according to claim 16, [wherein] the logic circuit [drives] driving the memory cell array.

18. (Amended) The three-dimensional device according to claim 16, [wherein] the logic circuit and the memory cell array [are] being formed in accordance with different design rules.

19. (Amended) The three-dimensional device according to claim 16, [wherein] the logic circuit and the memory cell array [are] being formed in accordance with different design parameters.

20. (Amended) The three-dimensional device according to claim 16, [wherein] the logic circuit and the memory cell array [are] being formed by different fabricating processes.


REMARKS

Claims 1-20 are pending. By this Amendment, the specification and claims 1-20 are amended. The specification and claims 1-20 are amended for further clarity. No new matter is added.

The above amendments place the application in even better condition for initial examination. Prompt consideration and allowance in due courses are earnestly solicited.

Should the Examiner believe that anything further is desirable in order to place this application in even better condition for allowance, the Examiner is requested to contact the Applicants' undersigned representative at the telephone number listed below.

Respectfully submitted,


James A. Oliff
Registration No. 27,075

Thu Anh Dang
Registration No. 41,544

JAO:TAD/jam

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320
Telephone: (703) 836-6400

- 1 -

DESCRIPTION

THREE-DIMENSIONAL DEVICE5 Technical Field

The present invention relates to three-dimensional devices.

Background Art

10 Conventional three-dimensional devices such as three-dimensional ICs are fabricated in a manner described below. First, a first layer including a field effect transistor (FET) and the like is formed on an Si substrate through many steps. Next, on the first layer, a similar second layer is formed. A third layer and subsequent layers are formed in a similar manner.

15 However, in a conventional three-dimensional device, since the individual layers are superposed in sequence on the same substrate, an upper layer must be formed so as not to adversely affect a lower layer, and there are various constraints during fabrication (such as the upper temperature limit to prevent alteration of lower layers).

20 In the case of a three-dimensional device in which different layers are deposited, it is very difficult to form the individual layers with suitable device parameters (for example, gate-line width, thickness of a gate insulating film, design rules, and fabrication conditions such as temperature during fabrication).

25 In a conventional three-dimensional device, since the individual layers are formed on a substrate constituting the device, the substrate used must comply with the requirements both for a device substrate and for a substrate for forming individual layers.

Thus, only specific substrates can be used, which is disadvantageous.

For the reasons described above, use of three-dimensional devices such as three-dimensional ICs has not yet been implemented.

It is an object of the present invention to provide a high-performance three-dimensional device in which thin film device layers can be formed easily with versatility.

Disclosure of Invention

Such an object is achieved in accordance with the present invention as described in the following embodiments (1) to (20).

(1) A three-dimensional device including a plurality of thin film device layers deposited in the thickness direction, each thin film device layer being disposed in a predetermined region in the planar direction, in which at least one of the thin film device layers is deposited by a transfer method.

(2) A three-dimensional device including a plurality of thin film device layers deposited on a base in the thickness direction for constituting a three-dimensional circuit, each thin film device layer constituting a circuit disposed in a predetermined region extending in the planar direction, in which at least one of the thin film device layers is deposited by a transfer method.

(3) The three-dimensional device according to one of (1) and (2), in which the transfer method includes the steps of forming a thin film device layer on a support substrate with a separable layer therebetween, and irradiating the separable layer with light to cause a separation in the separable layer and/or at an interface so that the thin film device layer on the support substrate is transferred to a substrate of the three-dimensional device.

(4) The three-dimensional device according to (3), in which the separation of the separable layer is caused by the breakage or weakening of interatomic or intermolecular

bonds in a material constituting the separable layer.

(5) The three-dimensional device according to (3), in which the separation of the separable layer is caused by the evolution of gas from material constituting the separable layer.

5 (6) The three-dimensional device according to any one of (3) to (5), in which the light is a laser beam.

(7) The three-dimensional device according to any one of (3) to (6), in which the separable layer is composed of amorphous silicon, ceramic, metal, or organic polymeric material.

10 (8) The three-dimensional device according to any one of (1) to (7), in which the thin film device layer includes connecting electrodes, the connecting electrodes electrically connecting two adjacent thin film device layers to each other.

(9) The three-dimensional device according to (8), in which the connecting electrodes are provided on both surfaces of the thin film device layer.

15 (10) The three-dimensional device according to one of (8) and (9), in which two adjacent thin film device layers are joined to each other with an anisotropic conductive film therebetween.

20 (11) The three-dimensional device according to any one of (1) to (7), in which in two selected layers of the thin film device layers, one layer has a light-emitting section and the other layer has a light-receiving section, and the light-emitting section and the light-receiving section enable optical communication between the two layers.

(12) The three-dimensional device according to any one of (1) to (11), in which the thin film device layer deposited by transferring is formed simultaneously with at least one of the other thin film device layers.

25 (13) The three-dimensional device according to any one of (1) to (12), in which at

least one of the thin film device layers has a plurality of thin film transistors.

(14) The three-dimensional device according to any one of (1) to (13), in which at least one of the thin film device layers includes a memory cell array.

(15) The three-dimensional device according to any one of (1) to (14), in which a plurality of layers among the thin film device layers constitute one memory.

(16) The three-dimensional device according to any one of (1) to (13), in which at least one of the thin film device layers includes a memory cell array and at least one of the other thin film device layers includes a logic circuit.

(17) The three-dimensional device according to (16), in which the logic circuit drives the memory cell array.

(18) The three-dimensional device according to one of (16) and (17), in which the logic circuit and the memory cell array are formed in accordance with different design rules.

(19) The three-dimensional device according to one of (16) and (17), in which the logic circuit and the memory cell array are formed in accordance with different design parameters.

(20) The three-dimensional device according to one of (16) and (17), in which the logic circuit and the memory cell array are formed by different fabricating processes.

Brief Description of the Drawings

Fig. 1 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 2 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 3 is a sectional view which schematically shows steps of an example of a

method for transferring a thin film configuration in the present invention.

Fig. 4 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 5 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 6 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 7 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 8 is a sectional view which schematically shows steps of an example of a method for transferring a thin film configuration in the present invention.

Fig. 9 is a sectional view which schematically shows a first example of a three-dimensional device in the present invention.

Fig. 10 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 11 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 12 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 13 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 14 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 15 is a sectional view which schematically shows steps for fabricating the three-dimensional device shown in Fig. 9.

Fig. 16 is a sectional view which schematically shows a three-dimensional device having a different configuration in the present invention.

Fig. 17 is a sectional view which schematically shows a second example of a three-dimensional device in the present invention.

5 Fig. 18 is a sectional view which schematically shows a third example of a three-dimensional device in the present invention.

Fig. 19 is a sectional view which shows an example of a configuration of an organic EL device in the present invention.

10 Fig. 20 is a sectional view which shows an example of a configuration of a PIN photodiode in the present invention.

Fig. 21 is a sectional view which schematically shows a fourth example of a three-dimensional device in the present invention.

Fig. 22 is a circuit diagram which shows an example of a configuration of a memory cell (one cell) of an SRAM in the present invention.

15 Fig. 23 is a perspective view which schematically shows a fifth example of a three-dimensional device in the present invention.

Fig. 24 is a perspective view which schematically shows a sixth example of a three-dimensional device in the present invention.

20 Fig. 25 is a schematic diagram which shows a seventh example of a three-dimensional device in the present invention.

Fig. 26 is a schematic diagram which shows an eighth example of a three-dimensional device in the present invention.

Fig. 27 is a schematic diagram which shows a ninth example of a three-dimensional device in the present invention.

Reference Numerals

	1	substrate
	11	separable layer-formation surface
	12	incidence plane
5	2	separable layer
	2a, 2b	interface
	3	intermediate layer
	4, 41 to 43	transfer source layer
	411, 412	connecting electrode
10	421, 422	connecting electrode
	413, 423	light-emitting section
	414, 424	light-receiving section
	431 to 424	connecting electrode
	5	adhesive layer
15	6	transfer destination layer
	7	light
	10	three-dimensional device
	10a	memory IC
	10b	system IC
20	10c	IC
	21	substrate
	22, 23	conductive adhesive layer
	24	adhesive layer
	25	transparent adhesive layer
25	30	organic EL device

	31	transparent electrode
	32	light-emitting layer
	33	metallic electrode
	34	bank
5	50	PIN photodiode
	51	window electrode in the light-receiving section
	52	p-type a-SiC layer
	53	i-type a-Si layer
	54	n-type a-SiC layer
10	55	Al-Si-Cu layer
	60	thin film transistor
	61	source layer
	62	drain layer
	63	channel layer
15	64	gate insulating film
	65	gate electrode
	66	interlayer insulating film
	67, 68	electrode
	69	protective film
20	71 to 73	memory cell array
	74	memory
	741	input/output control circuit
	742	row decoder
	743	column decoder
25	75	memory

751 input/output control circuit
752 row decoder
753 column decoder
76 memory
5 761 input/output control circuit
762 row decoder
763 column decoder
77, 78 logic circuit
80 memory cell
10 81, 82 nMOS thin film transistor
83, 85 pMOS thin film transistor
84, 86 nMOS thin film transistor
87, 88 bit line
89 word line
15

Best Mode for Carrying Out the Invention

Three-dimensional devices in accordance with the present invention will be described in detail based on preferred examples shown in the attached drawings.

20 In the present invention, a three-dimensional device (such as a three-dimensional IC) is fabricated by depositing a plurality of layers using a "method for transferring a thin film configuration (transfer technique)", which will be described later. That is, the three-dimensional device in accordance with the present invention is a three-dimensional device in which a plurality of layers are deposited in the thickness direction using the "method for transferring a thin film configuration", which will be described later. First, the "method
25 for transferring a thin film configuration" will be described.

Figs. 1 to 8 are sectional views which schematically show steps of an example of a method for transferring a thin film configuration in the present invention. With reference to the drawings, the steps in the method for transferring a thin film configuration (separation method) will be described separately.

5 (1) As shown in Fig. 1, a separable layer (light absorption layer) 2 is formed on a surface (separable layer-formation surface 11) of a substrate 1.

The substrate 1 is preferably transparent so that light 7 can pass through the substrate 1 when the light 7 is radiated from the side of the substrate 1.

10 The light 7 has a transmittance of, preferably, 10% or more, and more preferably, 50% or more. If the transmittance is too low, the attenuation (loss) of the light 7 increases, and a larger amount of light is required to separate the separable layer 2.

15 The substrate 1 is preferably composed of a highly reliable material, and in particular, it is preferably composed of a material having excellent heat resistance. The reason for this is that, for example, although the processing temperature may increase (e.g., by approximately 350 to 1,000°C) depending on the types and the methods of formation when a transfer source layer 4 or an intermediate layer 3 (which will be described below) is formed, in such a case, if the substrate 1 is highly heat-resistant, the film-formation conditions such as temperature conditions can be set in a wider range during the formation of the transfer source layer 4 or the like on the substrate 1.

20 Therefore, given that the maximum temperature is T_{max} during the formation of the transfer source layer 4, the substrate 1 is preferably composed of a material having a distortion point of T_{max} or more. Specifically, the material for the substrate 1 has a distortion point of, preferably, 350°C or more, and more preferably, 500°C or more. Materials which meet the above requirements include heat resistant glasses such as quartz
25 glass, soda glass, Corning 7059, and Nippon Electric Glass OA-2.

If the processing temperature during the formation of the separable layer 2, an intermediate layer 3, and the transfer source layer 4 (which will be described below) is decreased, inexpensive glass materials having a low melting point or synthetic resins may be used as the substrate 1.

5 Although there is no limitation of the thickness of the substrate 1, generally, the substrate 1 has a thickness of, preferably, approximately 0.1 to 5.0 mm, and more preferably, approximately 0.5 to 1.5 mm. If the thickness of the substrate 1 is too small, the strength is decreased, and if the thickness of the substrate 1 is too large, the light 7 is easily attenuated when the substrate 1 has a low transmittance. Additionally, when the
10 substrate 1 has a high transmittance toward the light 7, the thickness thereof may exceed the upper limit described above.

Preferably, the substrate 1 has a uniform thickness so that the section on which the separable layer is formed is uniformly irradiated with the light 7.

15 The separable layer-formation surface 11 and the incidence plane 12 of the substrate 1 are not necessarily planar, as shown in the drawing, and may be curved.

In the present invention, the substrate 1 is not removed by etching or the like, and since the substrate 1 is detached by separating the separable layer 2 which lies between the substrate 1 and the transfer source layer 4, the operation is easily performed and the substrate 1 can be chosen from a wide range when, for example, a relatively thick substrate
20 is used.

Next, the separable layer 2 will be described.

The separable layer 2 absorbs the light 7, which will be described below, and a separation is caused in the layer and/or at an interface 2a or 2b (hereinafter referred to as "intralayer separation" and "interfacial separation"). Preferably, by being irradiated with
25 the light 7, interatomic or intermolecular bond strength in a material constituting the

separable layer 2 disappears or decreases, that is, ablation occurs, resulting in intralayer separation and/or interfacial separation.

Moreover, by being irradiated with the light 7, a gas may be released from the separable layer 2 to affect the detachment. That is, a component contained in the separable layer 2 may be released as a gas, or the separable layer 2 is momentarily transformed into a gas by absorbing light, and the vapor is released, affecting the detachment.

As the composition of the separable layer 2, for example, following materials may be mentioned.

a) Amorphous silicon (a-Si)

The amorphous silicon may contain H (hydrogen). In such a case, the content of H is, preferably, approximately 2 atomic % or more, and more preferably, approximately 2 to 20 atomic %. When H is contained in a predetermined amount, by the irradiation with the light 7, hydrogen is released and internal pressure is caused in the separable layer 2, which exerts a force for separating the upper and lower thin films.

The content of H in the amorphous silicon can be adjusted by appropriately setting the film-formation conditions such as the gas composition in CVD, gas pressures, gas atmospheres, gas flows, temperatures, substrate temperatures, and applied powers.

b) Oxide ceramics such as silicon oxides or silicates, titanium oxides or titanates, zirconium oxide or zirconates, and lanthanum oxide or lanthanates, dielectrics (ferroelectrics), or semiconductors.

Silicon oxides include SiO, SiO₂, and Si₃O₂, and silicates include, for example, K₂SiO₃, Li₂SiO₃, CaSiO₃, ZrSiO₄, and Na₂SiO₃.

Titanium oxides include TiO, Ti₂O₃, and TiO₂, and titanates include, for example, BaTiO₄, BaTiO₃, Ba₂Ti₉O₂₀, BaTi₅O₁₁, CaTiO₃, SrTiO₃, PbTiO₃, MgTiO₃, ZrTiO₂, SnTiO₄, Al₂TiO₅, and FeTiO₃.

Zirconium oxide includes ZrO_2 , and zirconates include, for example, BaZrO_3 , ZrSiO_4 , PbZrO_3 , MgZrO_3 , and K_2ZrO_3 .

c) Ceramics or dielectrics (ferroelectrics) such as PZT, PLZT, PLLZT, and PBZT

d) Nitride ceramics such as silicon nitride, aluminum nitride, and titanium nitride.

e) Organic polymeric materials

Any organic polymeric material is acceptable if it has bonds such as $-\text{CH}_2-$, $-\text{CO}-$ (ketone), $-\text{CONH}-$ (amido), $-\text{NH}-$ (imido), $-\text{COO}-$ (ester), $-\text{N}=\text{N}-$ (azo), and $-\text{CH}=\text{N}-$ (Schiff) (these bonds are broken by irradiation with the light 7), and in particular, if it has many of the above bonds. Alternatively, organic polymeric materials may include aromatic hydrocarbons (at least one benzene ring or fused ring thereof) in the structural formulas.

Specific examples of such organic polymeric materials include polyolefins such as polyethylene and polypropylene, polyimides, polyamides, polyesters, polymethyl methacrylate (PMMA), polyphenylene sulfide (PPS), polyether sulfone (PES), and epoxy resins.

f) metals

Metals include, for example, Al, Li, Ti, Mn, In, Sn, Sm, or alloys which contain at least one thereof.

Although the thickness of the separable layer 2 may vary depending on the purpose of separation and conditions such as the composition of the separable layer 2, layer configurations, and formation methods, generally, the thickness of the separable layer 2 is, preferably, approximately 1 nm to 20 μm , more preferably, approximately 10 nm to 2 μm , and further more preferably, approximately 40 nm to 1 μm .

If the thickness of the separable layer 2 is too small, the uniformity of the deposition may be deteriorated, resulting in nonuniform separation. If the thickness is too

large, in order to secure satisfactory separability of the separable layer 2, the power of the light 7 (luminous energy) must be increased, prolonging the time it takes to subsequently remove the separable layer 2. The thickness of the separable layer 2 is preferably as uniform as possible.

5 Methods for forming the separable layer 2 are not limited to specific ones and are appropriately chosen depending on conditions such as the composition of the film and the film thickness. For example, the methods include various types of vapor-phase deposition such as CVD (including MOCVD, low pressure CVD, ECR-CVD), vapor deposition, molecular beam vapor deposition (MB), sputtering, ion plating, and PVD; various types of
10 plating such as electroplating, immersion plating (dipping), and electroless plating; coating methods such as Langmuir-Blodgett (LB) process, spin coating, spray coating, and roll coating; various printing methods; transfer methods; ink-jet methods; and powder-jet methods. It is possible to combine at least two of the above methods for formation.

 For example, when the separable layer 2 is composed of amorphous silicon (a-Si),
15 deposition by CVD, in particular, by low pressure CVD or plasma CVD, is preferable.

 When the separable layer 2 is composed of ceramics formed by sol-gel processing or is composed of organic polymeric materials, deposition by coating methods, in particular, by spin coating is preferable.

 The separable layer 2 may be formed in two or more steps (e.g., layer-formation
20 step and heat-treatment step).

 The separable layer 2 may be composed of at least two layers. In such a case, the composition or characteristics of the at least two layers may be the same or different.

 (2) As shown in Fig. 2, an intermediate layer (underlying layer) 3 is formed on the separable layer 2.

25 The intermediate layer 3 is formed for various purposes, including at least one of

the functions as a protective layer for physically or chemically protecting the transfer source layer 4 (which will be described below) during fabrication or in use, as an insulating layer, as a conductive layer, as a light-shielding layer for the light 7, as a barrier layer for preventing the migration of components to or from the transfer source layer 4, and as a reflective layer.

The composition of the intermediate layer 3 may be appropriately set according to the formation purposes. For example, when the intermediate layer 3 is formed between the separable layer 2 composed of amorphous silicon and the transfer source layer 4 including a thin film transistor (TFT), a silicon oxide such as SiO_2 may be used. When the intermediate layer 3 is formed between the separable layer 2 and the transfer source layer 4 composed of PZT, a metal such as Pt, Au, W, Ta, Mo, Al, Cr, Ti, or an alloy thereof may be used.

Although the thickness of the intermediate layer 3 is appropriately set depending on the purpose of formation or the extent to which the layer functions, generally, the thickness is, preferably, approximately 10 nm to 5 μm , and more preferably, approximately 40 nm to 1 μm .

The intermediate layer 3 may be formed by the same methods as those of the separable layer 2 described above. Additionally, the intermediate layer 3 may be formed in two or more steps.

The intermediate layer 3 may include at least two layers composed of the same material or different materials. In the present invention, instead of forming the intermediate layer 3, the transfer source layer 4 may be formed directly on the separable layer 2.

(3) As shown in Fig. 3, the transfer source layer (material to be separated) 4 is formed on the intermediate layer 3.

The transfer source layer 4 is a layer to be transferred to a transfer destination layer 6, which will be described below, and may be formed by the same methods as those of the separable layer 2 described above.

Although there is no limitation on the purposes of formation, types, forms, configurations, compositions, physical or chemical characteristics, and the like with respect to the transfer source layer 4, the transfer source layer 4 is preferably a thin film, in particular, a functional thin film or a thin film device in view of the purpose and usefulness of the transfer.

The functional thin films and thin film devices include, for example, thin film transistors (TFTs), thin film diodes, and other semiconductor devices; electrodes (such as transparent electrodes composed of ITO or a mesa film); photoelectric conversion devices used for solar cells, image sensors, or the like; switching elements; memories; actuators such as piezoelectric elements; micro mirrors (piezo-thin film ceramics); recording media such as magnetic recording media, magneto-optical recording media, and optical recording media; magnetic recording thin film heads, coils, inductors, thin film materials having a high permeability, and micro magnetic devices formed by combining therewith; optical thin films such as filters, reflecting films, dichroic mirrors, and polarizing elements; superconducting thin films (e.g., YBCO thin films); magnetic thin films; metal multilayered films; metal-ceramic multilayered films; metal-semiconductor multilayered films; ceramic-semiconductor multilayered films; and multilayered films including organic thin films and other materials.

In particular, the application of the invention to thin film devices, micro magnetic devices, micro three-dimensional configurations, actuators, micro mirrors, etc., is useful, and thus preferable.

Such functional thin films or thin film devices are generally formed at relatively

high processing temperatures. Therefore, as described above, the substrate 1 must be highly reliable so as to resist the processing temperatures.

The transfer source layer 4 may be single-layered or multilayered. Moreover, the transfer source layer 4 may be provided with predetermined patterning, such as thin film transistors or the like described above. The formation (deposition) and patterning of the transfer source layer 4 are performed in an appropriately predetermined method. Such a transfer source layer 4 is generally formed in a plurality of steps.

The formation of the transfer source layer 4 comprising a thin film transistor may be performed in accordance with the method disclosed in Japanese Examined Patent Publication No. 2-50630, or in the literature H. Ohshima et al.; International Symposium Digest of Technical Papers SID, 1983; "B/W and Color LC Video Display Addressed by Poly Si TFTs".

There is no limitation on the thickness of the transfer source layer 4, and the thickness is appropriately set depending on conditions such as the purpose of the formation, the function, the composition, and characteristics. When the transfer source layer 4 is a thin film transistor, the thickness thereof is, preferably, approximately 0.5 to 200 μm , and more preferably, approximately 1.0 to 10 μm . In the case of other thin films, the preferred total thickness may be set in a wider range, for example, at approximately 50 nm to 1,000 μm .

Additionally, the transfer source layer 4 is not limited to the thin film described above, and it may be a thick film such as a coated film or a sheet.

(4) As shown in Fig. 4, an adhesive layer 5 is formed on the transfer source layer (material to be separated) 4, and the transfer destination layer 6 is bonded (joined) to the transfer source layer 4 with the adhesive layer 5 therebetween.

Preferred examples of an adhesive constituting the adhesive layer 5 include various

types of setting adhesives, for example, reactive adhesives, thermosetting adhesives, photo-setting adhesives such as ultraviolet-curing adhesives, and anaerobic adhesives. The adhesive may be composed of any resin such as epoxy-based, acrylate-based, or silicone-based. Such an adhesive layer 5 is formed, for example, by a coating method.

5 When the setting adhesive is used, for example, after the setting adhesive is applied on the transfer source layer 4, and the transfer destination layer 6, which will be described below, is bonded thereon, the setting adhesive is cured by a curing method in accordance with the characteristics of the setting adhesive to bond and fix the transfer source layer 4 and the transfer destination layer 6 to each other.

10 When a photo-setting adhesive is used, after the transfer destination layer 6, which transmits light, is placed on the uncured adhesive layer 5, preferably, light for curing is radiated from above the transfer destination layer 6 to cure the adhesive. If the substrate 1 transmits light, light for curing may be emitted from both sides of the substrate 1 and the transfer destination layer 6 to cure the adhesive, which will ensure curing, and thus is
15 preferable.

 Additionally, in a manner different from that shown in the drawing, it is possible for the adhesive layer 5 to be formed on the side of the transfer destination layer 6 and for the transfer source layer 4 to be bonded thereon. An intermediate layer as described above may be provided between the transfer source layer 4 and the adhesive layer 5. When, for
20 example, the transfer destination layer 6 itself has the function of bonding, the formation of the adhesive layer 5 may be omitted.

 As the transfer destination layer 6, although not limited thereto, a substrate (plate), in particular, a transparent substrate may be used. Such a substrate may be flat or curved.

 The transfer destination layer 6 may have inferior characteristics, such as heat
25 resistance and corrosion resistance, in comparison with the substrate 1. The reason for this

is that, in the present invention, since the transfer source layer 4 is formed on the side of the substrate 1 and the transfer source layer 4 is then transferred to the transfer destination layer 6, the characteristics required for the transfer destination layer 6, in particular, heat resistance, does not depend on temperature conditions, etc., during the formation of the transfer source layer 4.

Therefore, given that the maximum temperature is T_{max} during the formation of the transfer source layer 4, as a component of the transfer destination layer 6, a material having a glass transition point (T_g) or a softening point of T_{max} or less can be used. For example, the transfer destination layer 6 may be composed of a material having a glass transition point (T_g) or a softening point of, preferably, 800°C or less, more preferably, 500°C or less, and even more preferably, 320°C or less.

Although the transfer destination layer 6 preferably has rigidity (strength) to a certain extent as a mechanical characteristic, it may have flexibility or elasticity.

As a component of such a transfer destination layer 6, various synthetic resins or various types of glass materials are used, and in particular, various synthetic resins or general (having a low melting point) inexpensive glass materials are preferred.

As synthetic resins, either thermoplastic resins or thermosetting resins may be used. Examples include polyolefins such as polyethylene, polypropylene, ethylene-propylene copolymers, and ethylene-vinyl acetate copolymers (EVA); cyclic polyolefins; modified polyolefins; polyvinyl chloride; polyvinylidene chloride; polystyrenes; polyamides; polyimides; polyamide-imides; polycarbonate; poly-(4-methylpentene-1); ionomers; acrylic resins; poly methyl methacrylate (PMMA); acrylonitrile-butadiene-styrene copolymers (ABS resins); acrylonitrile-styrene copolymers (AS resins); butadiene-styrene copolymers; polyoxymethylene; polyvinyl alcohol (PVA); ethylene-vinyl alcohol copolymers (EVOH); polyesters such as polyethylene terephthalate (PET), polybutylene

terephthalate (PBT), and polycyclohexane terephthalate (PCT); polyethers; polyether ketone (PEK); polyether ether ketone (PEEK); polyether imides; polyacetal (POM); polyphenylene oxide; modified polyphenylene oxide; polysulfones; polyphenylene sulfide (PPS); polyether sulfone (PES); polyarylate; aromatic polyesters (liquid crystal polymers); polytetrafluoroethylene; polyvinylidene fluoride; other fluorine-based resins; various types of thermoplastic elastomers such as styrene-based, polyolefin-based, polyvinyl chloride-based, polyurethane-based, polyester-based, polyamide-based, polybutadiene-based, trans-polyisoprene-based, fluoro rubber-based, and chlorinated polyethylene-based; epoxy resins; phenolic resins; urea resins; melamine resins; unsaturated polyesters; silicone resins; polyurethanes; or copolymers, blends, and polymer alloys mainly composed of the compounds described above. By using one of the above materials or by combining at least two of the above materials, the transfer destination layer 6 may be formed, (for example, as a multilayered film including at least two layers).

As glass materials, for example, silicate glass (quartz glass), silicate alkali glass, soda-lime glass, potassium-lime glass, lead (alkali) glass, barium glass, and borosilicate glass may be used. The above materials, excluding silicate glass, have a low melting point in comparison with silicate glass and are relatively readily formable and processible, and moreover are inexpensive, and thus are preferable.

When the transfer destination layer 6 composed of a synthetic resin is used, there are various advantages. For example, a large transfer destination layer 6 can be formed integrally and even if a transfer destination layer 6 has a complex shape such as curved surfaces or unevenness, the fabrication is easy, and the material cost and the fabrication cost are low. Thus, large and inexpensive devices (e.g., liquid crystal displays) can be easily fabricated.

Additionally, the transfer destination layer 6 may be an independent device such as

a liquid crystal cell, or may be a component constituting a device, such as a color filter, an electrode layer, a dielectric layer, an insulating layer, or a semiconductor device.

Further, the transfer destination layer 6 may be composed of a metal, a ceramic, stone, wood, paper, or the like, and may be placed on a given surface constituting an article (such as on the surface of a clock, on the surface of an air conditioner, or on the surface of a printed board), and further on the surface of a structure such as a wall, a pillar, a beam, a ceiling, or a windowpane.

(5) As shown in Fig. 5, the back surface (incidence plane 12) of the substrate 1 is irradiated with the light 7. The light 7 passes through the substrate 1 and then enters into the separable layer 2 from the side of the interface 2a. As a result, as shown in Fig. 6 or Fig. 7, an intralayer separation and/or an interfacial separation is caused in the separable layer 2, and bond strength decreases or disappears. Thus, if the substrate 1 is pulled apart from the transfer destination layer 6, the transfer source layer 4 is detached from the substrate 1 and is transferred to the transfer destination layer 6.

Fig. 6 shows a case in which an intralayer separation is caused in the separable layer 2, and Fig. 7 shows a case in which an interfacial separation is caused at the interface 2a in the separable layer 2. The occurrence of the intralayer separation and/or the interfacial separation is presumably due to ablation that occurs in the materials constituting the separable layer 2, and that a gas contained in the separable layer 2 is evolved. Further, a phase change such as fusion or transpiration occurs immediately after the irradiation.

Herein, "ablation" means that a solid material (a component of the separable layer 2), which has absorbed light, is photochemically or thermally excited, and interatomic or intermolecular bonds on the surface or in the interior of the separable layer 2 are broken and evolved. The ablation mainly occurs as a phenomenon in which a phase change such as fusion, transpiration (vaporization), or the like occurs entirely or partially in the

component of the separable layer 2. Additionally, the phase change may cause a micro foaming state, resulting in a decrease in bond strength.

Whether intralayer separation occurs, interfacial separation occurs, or both occur in the separable layer 2 depends on the composition of the separable layer 2 or on various other factors. One of the factors includes the characteristics of the light 7 such as type, wavelength, intensity, and depth of penetration.

The light 7 may be any light which causes intralayer separation and/or interfacial separation in the separable layer 2. For example, X-rays, ultraviolet radiation, visible radiation, infrared radiation (thermal waves), a laser beam, millimeter wave, microwaves, an electron beam, or radiation (α -rays, β -rays, and γ -rays) may be used. Among these, a laser beam is preferred because it readily causes the separation (ablation) of the separable layer 2.

As a laser for generating the laser beam, various types of gas lasers and solid-state lasers (semiconductor lasers) may be used. However, an excimer laser, an Nd-YAG laser, an Ar laser, a CO₂ laser, a CO laser, an He-Ne laser, or the like is preferably used, and among them, an excimer laser is particularly preferable.

Since the excimer laser generates high energy in the short wavelength range, it can cause ablation in the separable layer in a very short time. Therefore, the separable layer 2 can be separated without greatly raising the temperatures of the adjacent or nearby layers such as the intermediate layer 3, the transfer source layer 4, and the substrate 1, that is, without degradation or damage.

When light for causing ablation in the separable layer 2 has wavelength dependence, the laser radiation preferably has a wavelength of approximately 100 to 350 nm.

When separation characteristics are imparted to the separable layer 2 by a phase

change such as gas evolution, vaporization, or sublimation, the laser radiation preferably has a wavelength of approximately 350 to 1,200 nm.

The energy density of the laser radiation, in particular, the energy density in the case of an excimer laser, is set, preferably, at approximately 10 to 5,000 mJ/cm², and more preferably at approximately 100 to 500 mJ/cm². The irradiation period is set, preferably at approximately 1 to 1,000 nsec, and more preferably at 10 to 100 nsec.

If the energy density is low or the irradiation period is short, sufficient ablation or the like does not occur, and if the energy density is high or irradiation period is long, the light which passed through the separable layer 2 and the intermediate layer 3 may adversely affect the transfer source layer 4.

The light 7 represented by such a laser beam is preferably emitted so that the intensity thereof is made uniform.

The irradiation direction of the light 7 is not limited to being perpendicular to the separable layer 2, and it may be inclined by a predetermined number of degrees in relation to the separable layer 2.

When the area of the separable layer 2 is larger than the area irradiated by a single exposure of light, the entire separable layer 2 may be irradiated with a plurality of exposures of light. Two or more exposures of light to the same spot may be acceptable.

Additionally, two or more exposures of light (laser beams) of different types and of different wavelengths (wavelength ranges) may be applied to the same region or to different regions.

(6) As shown in Fig. 8, the separable layer 2 attached to the intermediate layer 3 is removed by cleaning, etching, ashing, grinding, or the like, or by a combination thereof.

In the case of an intralayer separation as shown in Fig. 6, the separable layer 2 attached to the substrate 1 is also removed in the same way.

Additionally, when the substrate 1 is composed of an expensive material such as quartz glass or a rare material, the substrate 1 will preferably be reused (recycled). That is, since the present invention is applicable to the substrate 1 which is desired to be reused, the utility of the invention is high.

5 After the steps described above have been followed, the transfer of the transfer source layer 4 to the transfer destination layer 6 is completed. Then, the intermediate layer 3 adjacent to the transfer source layer 4 may be removed, or any other layer may be formed.

10 In the present invention, the transfer source layer 4 itself, which is to be separated, is not directly detached, but the separation is performed in the separable layer 2 joined to the transfer source layer 4. Thus, the separation (transfer) can be performed easily, securely, and uniformly regardless of characteristics, conditions, etc. of the object to be separated (transfer source layer 4). There is no damage to the object to be separated (transfer source layer 4) due to the separation operation, and high reliability of the transfer source layer 4 can be maintained.

15 Although, in the example shown in the drawing, the light 7 is irradiated to the side of the substrate 1, for example, when the transfer source layer 4 is not adversely affected by the radiation of the light 7, the radiation direction of the light 7 is not limited to the above, and the light 7 may be irradiated from the opposite side to the substrate 1.

20 It is possible that the light is radiated selectively in the planar direction of the separable layer 2, that is, in a predetermined pattern, and the transfer source layer 4 is transferred in the predetermined pattern (first method). In such a case, with respect to the step described in (5), the incidence plane 12 of the substrate 1 may be applied with a masking corresponding to the pattern before the radiation of the light 7, or the radiation position of the light 7 may be precisely controlled.

The separable layer 2 may be formed on the separable layer-formation surface 11 of the substrate 1 in a predetermined pattern instead of on the entire surface (second method). In such a case, the separable layer 2 may be formed preliminarily in a predetermined pattern using a masking or the like. Alternatively, the separable layer 2 formed on the entire separable layer-formation surface 11 may be patterned or trimmed by etching or the like.

In accordance with the first and second methods, the transfer of the transfer source layer 4 can be performed simultaneously with the patterning or the trimming.

The transfer may be repeated more than twice in the same manner as that described above. In such a case, if the number of the transfer is even, the front-back positional relation of the transfer source layer formed on the last transfer destination layer can be set in the same state as that when the transfer source layer is first formed on the substrate 1.

It is possible that with a large transparent substrate (e.g., effective area: 900 mm × 1,600 mm) being selected as the transfer destination layer 6, a small unit of a transfer source layer 4 (thin film transistor) formed on a small substrate 1 (e.g., effective area: 45 mm × 40 mm) is transferred sequentially a plurality of times (for example, approximately 800 times), preferably, to the adjacent position, to transfer the transfer source layer 4 to the entire effective area of the large transparent substrate, and finally a liquid crystal display is fabricated in the same size as that of the large transparent substrate.

By preparing a plurality of transfer source layers 4 formed on the substrate 1, the individual transfer source layers 4 may be transferred (superposed) sequentially on the transfer destination layer 6 to form a multilayered structure of the transfer source layers 4. In such a case, the transfer source layers 4 to be deposited may be the same or may be different.

What has been described above is the method for transferring a thin film

configuration used in the present invention.

Next, a first example of a three-dimensional device (multilayered device) of the present invention using the method for transferring a thin film configuration (transfer technique) described above and a fabrication method thereof will be described.

Fig. 9 is a sectional view which schematically shows the first example of a three-dimensional device in the present invention. Figs. 10 to 15 are sectional views which schematically show steps for fabricating the three-dimensional device shown in Fig. 9. Descriptions of aspects common with the method for transferring a thin film configuration described above will be omitted.

As shown in Fig. 9, a three-dimensional device 10 includes a substrate (substrate on the transfer destination side) 21 as a base, a first transfer source layer (first thin film device layer) 41, and a second transfer source layer (second thin film device layer) 42. Each of the transfer source layers 41 and 42 extends in the planar direction (parallel to the substrate 21) and constitutes a predetermined circuit.

To the upper end of the substrate 21 in Fig. 9, the transfer source layer 41 is bonded (joined) with an adhesive layer 5 therebetween.

To the upper end of the transfer source layer 41 in Fig. 9, the transfer source layer 42 is bonded (joined) with a conductive adhesive layer 22 therebetween.

The transfer source layer 41 is provided with connecting electrodes (terminals for connection) 411 and 412 on the upper end in Fig. 9. The transfer source layer 41 is provided with connecting electrodes 421 and 422 on the lower end in Fig. 9. The connecting electrode 411 of the transfer source layer 41 and the connecting electrode 421 of the transfer source layer 42 are electrically connected to each other with the conductive adhesive layer 22 therebetween. The connecting electrode 412 of the transfer source layer 41 and the connecting electrode 422 of the transfer source layer 42 are electrically

connected to each other with the conductive adhesive layer 22 therebetween.

As the conductive adhesive layer 22, an anisotropic conductive film (ACF) is preferably used. By bonding with the anisotropic conductive film, conduction is secured in the thickness direction (perpendicularly in Fig. 9) alone, and thus, a horizontal short circuit in Fig. 9 can be prevented. That is, short-circuiting between the connecting electrode 411 and the connecting electrode 412, between the connecting electrode 411 and the connecting electrode 422, between the connecting electrode 421 and the connecting electrode 422, and between the connecting electrode 421 and the connecting electrode 412 can be prevented.

By bonding with the anisotropic conductive film, the transfer source layer 41 and the transfer source layer 42 can be bonded (joined) to each other while easily positioning the connecting electrodes so that the connecting electrode 411 and the connecting electrode 421, and the connecting electrode 412 and the connecting electrode 422, are electrically connected to each other, respectively.

The substrate (substrate on the transfer destination side) 21 of the three-dimensional device 10 corresponds to the transfer destination layer 6 shown in Figs. 4 to 8.

The various materials exemplified for the transfer source layer 4 may be used for the transfer source layers 41 and 42 of the three-dimensional device 10, for example.

Specifically, the transfer source layers 41 and 42 may be memories or memory cell arrays such as DRAM (dynamic RAM), SRAM (static RAM), E²PROM, and ROM, logic circuits such as CPU, or sensors such as optical sensors and magnetic sensors, although they are not limited thereto.

The transfer source layer 41 and the transfer source layer 42 may be the same or may be different.

When the transfer source layer 41 and the transfer source layer 42 are the same, for

example, both the transfer source layer 41 and the transfer source layer 42 may be set as memories or memory cell arrays. Thus, a memory with a large amount of capacity (large-scale memory) can be obtained.

Additionally, both the transfer source layer 41 and the transfer source layer 42 may be set as logic circuits. Thus, a logic circuit having a large scale (large-scale logic circuit) can be obtained.

When the transfer source layer 41 and the transfer source layer 42 are different, for example, one of the transfer source layer 41 and the transfer source layer 42 may be set as a memory or a memory cell array, and the other may be set as a logic circuit. That is, the three-dimensional device 10 will become a system IC (e.g., system LSI) in which a memory and a logic circuit are combined (integrated).

In such a case, in accordance with the present invention, the transfer source layer 41 and the transfer source layer 42 can be formed with different design rules (minimum line width). The transfer source layer 41 and the transfer source layer 42 can be formed by different design parameters. The transfer source layer 41 and the transfer source layer 42 can be formed with different fabricating processes. Conventionally, it has been impossible or difficult to change such conditions in layers deposited.

The minimum line width of memories or memory cell arrays in the system IC is set, for example, at approximately $0.35\ \mu\text{m}$ (μm rule), and the minimum width of logic circuits is set, for example, at $0.5\ \mu\text{m}$ (μm rule), (in which the minimum line width of memories or memory cell arrays is smaller than that of the logic circuits). On the contrary, the minimum line width of memories or memory cell arrays may be set larger than that of the logic circuits.

The three-dimensional device 10 is fabricated by the method for transferring a thin film configuration described above, for example, in a manner described below.

<A1> As shown in Fig. 10, a separable layer 2 is formed on a surface of a substrate (support substrate), and as shown in Fig. 11, a separable layer 2 is formed on a surface of a substrate (support substrate).

<A2> As shown in Figs. 10 and 11, on the separable layer 2 of each substrate 1, an intermediate layer (underlying layer) 3 is formed.

<A3> As shown in Fig. 10, on the intermediate layer 3, a first transfer source layer (first thin film device layer) 41 is formed. As shown in Fig. 11, on the intermediate layer 3, a second transfer source layer (second thin film device layer) 42 is formed.

An enlarged sectional view of a section K in the transfer source layer 41 (a section surrounded by a dotted-chain line in Fig. 10) is shown in Fig. 10.

As shown in Fig. 10, the transfer source layer 41 includes, for example, a thin film transistor (TFT) 60 formed on the intermediate layer 3 (e.g., an SiO₂ film).

The thin film transistor 60 includes a source layer (n⁺ or p⁺ layer) 61 and a drain layer (n⁺ or p⁺ layer) 62 which have been formed by doping n-type or p-type impurities to a polysilicon layer, a channel layer 63, a gate insulating film 64, a gate electrode 65, an insulating interlayer film 66, electrodes 67 and 68 composed of, for example, aluminum, and a protective film 69.

A connecting electrode 411 is formed on the lower end of the protective film 69 of the thin film transistor 60 in Fig. 10. The connecting electrode 411 is electrically connected to the electrode 68 through a contact hole formed in the protective film 69.

An enlarged sectional view of a section K in the transfer source layer 42 (a section surrounded by a dotted-chain line in Fig. 11) is shown in Fig. 11.

As shown in Fig. 11, the transfer source layer 42 includes, for example, a thin film transistor (TFT) 60 formed on the intermediate layer 3 (e.g., an SiO₂ film).

The thin film transistor 60 includes a source layer (n⁺ or p⁺ layer) 61 and a drain

layer (n^+ or p^+ layer) 62 which have been formed by doping n-type or p-type impurities to a polysilicon layer, a channel layer 63, a gate insulating film 64, a gate electrode 65, an interlayer insulating film 66, electrodes 67 and 68 composed of, for example, aluminum, and a protective film 69.

5 A connecting electrode 421 is formed on the upper end of the protective film 69 of the thin film transistor 60 in Fig. 11. The connecting electrode 421 is electrically connected to the electrode 67 through a contact hole formed in the protective film 69.

10 Since the configurations of the transfer source layer 41 near the electrode 412 and the transfer source layer 42 near the electrode 422 are substantially the same as those described above, the description thereof will be omitted.

15 In the present invention, a large number of transfer source layers 41 may be simultaneously formed on a substrate, e.g., a glass substrate, (not shown in the drawing) so that they may be cut out. Similarly, a large number of transfer source layers 42 may be formed simultaneously on a substrate, e.g., a glass substrate, (not shown in the drawing) so that they may be cut out.

20 In such a case, for example, an electrical characteristic inspection for the transfer source layers 41 and 42 is performed by bringing a probe into contact with the connecting electrodes of the transfer source layers 41 and 42 and terminals (not shown in the drawing) with each substrate provided with the transfer source layer 41 or 42 being set in a probe apparatus. Transfer source layers 41 and 42 which have been judged as being defective are marked with an inker, a scratch needle, or the like.

25 The transfer source layers 41 and 42 are then diced into pieces. At this stage, based on the marking, nonconforming transfer source layers 41 and 42 are sorted out from confirming transfer source layers 41 and 42. The electrical characteristic inspection for the transfer source layers 41 and 42 may be performed after dicing.

In the present invention, the transfer source layer 41 and the transfer source layer 42 may be formed simultaneously, and in particular, may be formed simultaneously on the same substrate (support substrate) 1. Thus, the number of steps can be reduced.

5 <A4> As shown in Fig. 12, the transfer source layer 41 formed on the substrate 1 and a substrate (substrate on the transfer destination side) 21 are bonded (joined) to each other with an adhesive layer therebetween.

10 <A5> As shown in Fig. 12, light 7 is irradiated on the back surface (incidence plane 12) of the substrate 1. As described above, the light 7 passes through the substrate 1 and then enters into the separable layer 2. Thus, intralayer separation and/or interfacial separation is produced in the separable layer 2, and bond strength decreases or disappears.

The substrate 1 and the substrate 21 are separated from each other. Thus, as shown in Fig. 13, the transfer source layer 41 is detached from the substrate 1 and is transferred to the substrate 21.

15 <A6> As shown in Fig. 13, the intermediate layer 3 and the separable layer 2 on the transfer source layer 41 are removed by cleaning, etching, ashing, grinding, or the like, or by a combination thereof. As required, the intermediate layer 3 may be allowed to remain to such an extent that the connecting electrodes 411 and 412 are exposed.

When intralayer separation occurs in the separable layer 2, the separable layer 2 attached to the substrate 1 is also removed.

20 Additionally, when the substrate 1 is composed of an expensive material such as quartz glass or of a rare material, the substrate 1 will preferably be reused (recycled). That is, since the present invention is applicable to the substrate 1 which is desired to be reused, the utility of the invention is high.

25 After the steps described above have been followed, the transfer of the transfer source layer 41 to the substrate 21 is completed. Subsequently, any other specific layer

may be formed.

<A7> As shown in Fig. 14, while connecting electrodes are positioned so that corresponding connecting electrodes are opposed to each other, that is, the connecting electrode 411 is opposed to the connecting electrode 421 and the connecting electrode 412 is opposed to the connecting electrode 422, the transfer source layer 42 formed on the substrate 1 and the transfer source layer 41 transferred to the substrate 21 are bonded (joined) to each other with a conductive adhesive layer 22 therebetween.

As the conductive adhesive layer 22, as described above, although an anisotropic conductive film is preferable, in the present invention, it is not limited thereto.

When bonding is performed with an anisotropic conductive film, a predetermined anisotropic conductive adhesive is filled (disposed) between the transfer source layer 41 and the transfer source layer 42, and the conductive adhesive is cured while being pressurized in the longitudinal direction in Fig. 14. Thus, the transfer source layer 41 and the transfer source layer 42 are bonded to each other with the conductive adhesive layer 22 therebetween, and conductive particles (not shown in the drawing) are connected to each other (brought into contact with each other) in the longitudinal direction in Fig. 14. Thus, the connecting electrode 411 and the connecting electrode 421, and the connecting electrode 412 and the connecting electrode 422, are electrically connected with each other with the conductive particles therebetween.

<A8> As shown in Fig 14, light 7 is irradiated to the back surface (incidence plane 12) of the substrate 1. As described above, the light 7 passes through the substrate 1 and enters into the separable layer 2, and thus an intralayer separation and/or an interfacial separation is caused in the separable layer 2, and bond strength is decreased or eliminated.

The substrate 1 is then separated from the substrate 21. Thus, as shown in Fig. 15, the transfer source layer 42 is detached from the substrate 1 and is transferred to the

transfer source layer 41.

An enlarged sectional view of a section K (a section surrounded by a dotted-chain line in Fig. 15) in the transfer source layers 41 and 42 and the conductive adhesive layer 22 is shown in Fig. 15.

5 <A9> As shown in Fig. 15, the intermediate layer 3 and the separable layer 2 on the transfer source layer 42 are removed, for example, by cleaning, etching, ashing, or grinding, or by a combination thereof. As required, the intermediate layer 3 may be allowed to remain.

10 In the case of an intralayer separation of the separable layer 2, the separable layer 2 attached to the substrate 1 is also removed in a similar manner.

15 Additionally, when the substrate 1 is composed of an expensive material such as quartz glass or of a rare material, the substrate 1 will preferably be reused (recycled). That is, since the present invention is applicable to the substrate 1 which is desired to be reused, the utility of the invention is high.

20 After the steps described above have been followed, the transfer of the transfer source layer 42 to the transfer source layer 41, that is, the deposition of the transfer source layer 42 on the transfer source layer 41, is completed. Subsequently, any other specific layer may be formed.

25 As described above, since the three-dimensional device 10 in the present invention is formed by depositing thin film device layers by transferring (a transfer method), the three-dimensional device (e.g., three-dimensional IC) can be fabricated easily.

 In particular, since each of the thin film device layers can be fabricated individually, there is no need to take into consideration potential adverse effects on lower layers (thin film device layers on the lower side) as in conventional devices, and fabrication conditions are flexible.

In the three-dimensional device 10 in the present invention, since a plurality of thin film device layers are deposited, integration versatility can be improved. That is, an IC (e.g., LSI) or the like can be fabricated on a relatively small area even with relatively easy design rules.

5 For example, when the three-dimensional device 10 has a memory (e.g., both of the transfer source layers 41 and 42 are memories), the capacity of the memory can be increased. When the three-dimensional device 10 has a logic circuit (e.g., both of the transfer source layers 41 and 42 are logic circuits), the scale of the logic circuit can be increased.

10 In the present invention, since the individual thin film device layers can be formed on different substrates at first, the individual thin film device layers can be formed with specific device parameters (for example, gate-line width, thickness of a gate insulating film, design rules, and fabrication conditions such as temperature during fabrication). Therefore, the individual thin film device layers can be fabricated with optimal device parameters, and thus, a highly reliable three-dimensional device 10 with high performance
15 can be provided.

For example, when the three-dimensional device 10 is a system IC (e.g., system LSI) in which a memory and a logic circuit are combined (integrated), each of the memory and the logic circuit can be formed with a process suitable to each of them to fabricate the
20 system IC, resulting in easy fabrication, high productivity, and mass production.

Since connecting electrodes (terminals for connection) are formed on one end of the individual thin film device layers, the adjacent thin film device layers can be electrically connected to each other easily and securely, and thus, the three-dimensional device 10 can be made three-dimensional (i.e., a circuit in the three-dimensional direction can be
25 constructed.).

Since each layer can be deposited by selecting a conforming thin film device layer only, in comparison with the case when a three-dimensional device is fabricated by forming each layer in order on the same substrate (forming each layer directly), higher yield can be achieved.

5 Transferring to various types of substrate (substrate on the transfer destination side) 21 is also enabled. That is, with respect of a material on which a thin film device layer cannot be formed directly or which is not suitable for forming a thin film device layer, a material which is easy to form, a material composed of an inexpensive material, or the like, the formation by transfer is enabled. That is, since the substrate 21 has versatility, for
10 example, an IC can be formed on a flexible substrate, and thus, IC cards or the like can be fabricated easily.

Since a glass substrate which is relatively inexpensive and which has a large area can be used as the substrate (support substrate) 1, cost can be reduced.

Although, in the example described above, the number of transfers of the transfer
15 source layers (thin film device layers) 41 and 42 is one, respectively, in the present invention, as long as the transfer source layer 41 and the transfer source layer 42 can be deposited, the number of transfers of the transfer source layer 41 may be two or more, and the number of transfers of the transfer source layer 42 may be two or more.

For example, when the number of transfers of the transfer source layer is two, the
20 transfer source layer on the substrate 1 is transferred to a third substrate (not shown in the drawing) excluding the substrate 1 and the substrate 21, and the transfer source layer on the third substrate is then transferred to the substrate 21. The third substrate is provided with the separable layer 2.

If the number of transfers of the transfer source layer is even, the front-back
25 positional relation of the transfer source layer formed on the last transfer destination layer

(substrate on the transfer destination side) can be set in the same state as that when the transfer source layer is first formed on the substrate (support substrate) 1.

In the present invention, the transfer source layer 41 may be directly formed on the substrate (substrate on the transfer destination side) 21, and by transferring the transfer source layer 42 to the transfer source layer 41, the three-dimensional device 10 may be fabricated.

In the present invention, three or more transfer source layers (thin film device layers) may be deposited. By increasing the number of transfer source layers (thin film device layers), integration versatility can be further improved.

For example, when the three-dimensional device 10 has three transfer source layers (thin film device layers) and the adjacent transfer source layers are electrically connected to each other, as shown in Fig. 16, connecting electrodes (terminals for connection) are provided on both ends of a third transfer source layer (third thin film device layer) 43 which lies between the first transfer source layer (first thin film device layer) 41 and the second transfer source layer (second thin film device layer) 42. That is, connecting electrodes 431 and 432 are formed on one end (lower side in Fig. 16) of the transfer source layer 43, and connecting electrodes 433 and 434 are formed on the other end (upper side in Fig. 16).

The connecting electrode 411 of the transfer source layer 41 and the connecting electrode 431 of the transfer source layer 43 are electrically connected to each other with the conductive adhesive layer 22 therebetween, and the connecting electrode 412 of the transfer source layer 41 and the connecting electrode 432 of the transfer source layer 43 are electrically connected to each other with the conductive adhesive layer 22 therebetween. Similarly, the connecting electrode 433 of the transfer source layer 43 and the connecting electrode 421 of the transfer source layer 42 are electrically connected to

each other with a conductive adhesive layer 23 therebetween, and the connecting electrode 434 of the transfer source layer 43 and the connecting electrode 422 of the transfer source layer 42 are electrically connected to each other with the conductive adhesive layer 23 therebetween.

5 As the conductive adhesive layer 23, an anisotropic conductive film is preferable for the same reason as that of the conductive adhesive layer 22.

10 In the present invention, the connecting electrode 431 and the connecting electrode 433, and the connecting electrode 432 and the connecting electrode 434, may be electrically connected directly to each other, respectively. In such a case, the connecting electrode 411 and the connecting electrode 421 are electrically connected to each other with the conductive adhesive layer 22, the connecting electrodes 431 and 433, and the conductive adhesive layer 23 therebetween; and the connecting electrode 412 and the connecting electrode 422 are electrically connected to each other with the conductive adhesive layer 22, the connecting electrodes 432 and 434, and the conductive adhesive layer 23 therebetween.

15 The transfer source layers 41, 42, and 43 are deposited, as described above, by the method for transferring a thin film configuration, respectively.

20 When three or more transfer source layers (thin film device layers) are deposited, the individual layers may be the same, all the layers may be different, or some of the layers may be the same.

 Next, a second example of a three-dimensional device of the present invention will be described.

25 Fig. 17 is a sectional view which schematically shows a second example of a three-dimensional device in the present invention. The description of what is common to the first example described above will be omitted, and major differences will be described.

A three-dimensional device 10 shown in Fig. 17 is also fabricated by the method for transferring a thin film configuration in a manner similar to that of the first example.

However, in this three-dimensional device 10, in the step <A7>, the connecting electrode 411 of the first transfer source layer (first thin film device layer) 41 and the connecting electrode 421 of the second transfer source layer (second thin film device layer) 42 are brought into contact with and are electrically connected to each other, and the connecting electrode 412 of the transfer source layer 41 and the connecting electrode 422 of the transfer source layer 42 are brought into contact with and are electrically connected to each other, while the transfer source layer 41 and the transfer source layer 42 are bonded (joined) to each other with an adhesive layer 24 therebetween.

The same advantages are also obtained in the second example as in the first example described above.

Additionally in the present invention, the method for bonding (joining) the transfer source layer 41 to the transfer source layer 42 and the method for electrically connecting the corresponding electrodes to each other are not limited to those in the first example and the second example, respectively.

For example, while the connecting electrode 411 and the connecting electrode 421, and the connecting electrode 412 and the connecting electrode 422 are brought into contact with each other, respectively, the corresponding electrodes may be fixed to each other by heating, fusing, and solidifying them. Thus, the corresponding electrodes are electrically connected to each other and the transfer source layer 41 and the transfer source layer 42 are joined to each other.

Alternatively, by placing a solder (conductive wax material) between the connecting electrode 411 and the connecting electrode 421 and between the connecting electrode 412 and the connecting electrode 422, respectively, the solder may be heated,

fused, and solidified. Thus, the corresponding electrodes are electrically connected to each other with the solder therebetween and the transfer source layer 41 and the transfer source layer 42 are joined to each other with the solder therebetween.

Next, a third example of a three-dimensional device of the present invention will be described.

Fig. 18 is a sectional view which schematically shows a third example of a three-dimensional device in the present invention. The description of what is common to the first example described above will be omitted, and major differences will be described.

A three-dimensional device 10 shown in Fig. 18 is also fabricated by the method for transferring a thin film configuration in a manner similar to that of the first example.

A light-emitting section (light-emitting device) 413 and a light-receiving section (photodetector) 414 are formed on one end (upper side in Fig. 18) of a first transfer source layer (first thin film device layer) 41 of the three-dimensional device 10.

A light-emitting section (light-emitting device) 423 and a light-receiving section (photodetector) 424 are also formed on one end (lower side in Fig. 18) of a second transfer source layer (second thin film device layer) 42.

In this three-dimensional device 10, as in the step <A7> described above, while positioning is done so that corresponding light-emitting sections and light-receiving sections are opposed to each other, that is, the light-emitting section 413 is opposed to the light-receiving section 424 and the light-emitting section 423 is opposed to the light-receiving section 414, the transfer source layer 41 and the transfer source layer 42 are bonded (joined) to each other with a substantially transparent adhesive layer 25 (which transmits light emitted from the light-emitting sections 413 and 423) therebetween.

As the light-emitting sections 413 and 423 in the three-dimensional device 10, organic EL devices, for example, may be used.

Fig. 19 is a sectional view which shows an example of a configuration of an organic EL device.

As shown in the drawing, an organic EL device 30 includes banks 34, a transparent electrode 31 and a light-emitting layer (organic EL) 32 formed within the banks 34, and a metallic electrode 33.

In such a case, the light-emitting layer 32 is formed on the transparent electrode 31, and the metallic electrode 33 is formed on the banks 34 and the light-emitting layer 32.

The transparent electrode 31 is composed of, for example, ITO.

The light-emitting layer 32 is, for example, composed of a thin film (solid thin film) formed by heat-treating a precursor of a conjugated high-molecular organic compound which is a main constituent of the light-emitting layer 32 and a composition for an organic EL device (composition for the light-emitting layer 32) in which a fluorescent dye or the like for changing luminescent characteristics of the light-emitting layer 32 is dissolved or dispersed in a predetermined solvent (polar solvent), and by polymerizing the precursor in the composition for the organic EL device.

The metallic electrode 33 is composed of, for example, Al-Li.

The bank 34 is composed of, for example, a resin black resist.

Each of the transfer source layers 41 and 42 is provided with a driving section (driving circuit) for driving the organic EL device 30.

In the organic EL device 30, when a predetermined voltage is applied from the driving circuit to between the transparent electrode 31 and the metallic electrode 33, electrons and holes are injected into the light-emitting layer 32, and they migrate and recombine in the light-emitting layer 32 by means of an electric field caused by the voltage applied. Energy emitted during the recombination generates excitons, and energy (fluorescence/phosphorescence) is emitted when the excitons return to the ground state.

That is, light is emitted. The phenomenon described above is referred to as “EL luminescence”.

As the light-receiving sections 414 and 424 in the three-dimensional device 10, for example, PIN photodiodes may be used

5 Fig. 20 is a sectional view which shows an example of a configuration of a PIN photodiode.

As shown in the drawing, a PIN photodiode 50 includes a window electrode in the light-receiving section 51, a p-type a-SiC layer (p-type semiconductor layer) 52, an i-type a-Si layer (semiconductor layer) 53, an n-type a-SiC layer (n-type semiconductor layer) 54, and an Al-Si-Cu layer 55 which functions both as an upper electrode in the light-receiving section and as a wire (electrical wire).

10 The window electrode in the light-receiving section 51, the p-type a-SiC layer 52, the i-type a-Si layer 53, the n-type a-SiC layer 54, and the Al-Si-Cu layer 55 are deposited in this order from the lower side in Fig. 20. The window electrode in the light-receiving section 51 is composed of, for example, ITO.

15 As described above, the organic EL device 30 emits light by being driven by the driving circuit (not shown in the drawing) which is electrically connected to the organic EL device 30. That is, the organic EL device 30 sends (transmits) optical signals (light).

20 Light from the organic EL device 30 passes through the adhesive layer 25 and enters through the window electrode in the light-receiving section 51. That is, the light is received by the PIN photodiode 50.

The PIN photodiode 50 outputs a current having an amount corresponding to luminous energy received, that is, electrical signals (signals). (Optical signals are converted into electrical signals for output.)

25 Based on the signals from the PIN photodiode 50, the circuit (not shown in the

drawing) connected to the PIN photodiode 50 is operated.

As shown in Fig. 18, the light from the light-emitting section 413 passes through the adhesive layer 25 and is received by the light-receiving section 424, and the light from the light-emitting section 423 passes through the adhesive layer 25 and is received by the light-receiving section 414. That is, communication occurs between the transfer source layer 41 and the transfer source layer 42 by means of light (optical signals) through the light-emitting sections 413 and 423 and the light-receiving sections 414 and 424.

The same advantages are also obtained in the third example as in the first example described above.

In the third example, since the transmission of signals between layers is performed by light (optical signals) instead of electricity (electrical signals), the fabrication is easy, and in particular, integration versatility can be further improved.

In the present invention, the light-emitting sections 413 and 423 may be composed of, in addition to organic EL devices, inorganic EL devices, light-emitting diodes (LEDs), semiconductor lasers (laser diodes), or the like.

In the present invention, the light-receiving sections 414 and 424 are not limited to PIN photodiodes, and they may be various types of photodiodes such as PN photodiodes or avalanche photodiodes, phototransistors, photoluminescence (organic photoluminescence, inorganic photoluminescence, etc.), or the like.

In the present invention, the method for bonding (joining) the transfer source layer (thin film device layer) 41 to the transfer source layer (thin film device layer) 42 is not limited to the method described above. That is, what is required is only that the transfer source layer 41 and the transfer source layer 42 be bonded (joined) to each other so that communication by light (optical signals) is enabled between the transfer source layer 41 and the transfer source layer 42.

For example, the transfer source layer 41 may be partially bonded (joined) to the transfer source layer 42. In such a case, when bonding (joining) is performed at a section other than the light-emitting sections 413 and 423 and the light-receiving sections 414 and 424, the transfer source layer 41 and the transfer source layer 42 may be bonded (joined) to each other with an opaque adhesive layer.

By providing a spacer (e.g., pillar) between the transfer source layer 41 and the transfer source layer 42, the transfer source layer 41 and the transfer source layer 42 may be bonded (joined) to each other with the spacer therebetween. In such a case, gaps are formed between the light-emitting section 413 and the light-receiving section 414 of the transfer source layer 41 and the light-receiving section 424 and the light-emitting section 423 of the transfer source layer 42.

The light-emitting section 413 and the light-receiving section 414 of the transfer source layer 41 and the light-receiving section 424 and the light-emitting section 423 of the transfer source layer 42 may be brought into contact with each other, respectively.

In the present invention, when the number of layers of the transfer source layers (thin film device layers) in the three-dimensional device is set at three or more, the configuration may be designed so that communication by light (optical signals) is enabled between nonadjacent layers.

In the present invention, the light-emitting section may be composed of a plurality of light-emitting devices having different luminescent characteristics (such as peak wavelength of light emitted), and the light-receiving section may be composed of a plurality of photodetectors for receiving light from the corresponding light-emitting devices.

In such a case, a plurality of information (signals) can be communicated simultaneously. That is, information transmission by optical communication over multiple

channels is enabled.

In the present invention, a plurality of light-emitting sections having different luminescent characteristics (such as peak wavelength of light emitted) may be provided, and a plurality of light-receiving sections may be provided for receiving light from the corresponding light-emitting sections.

In the present invention, the configuration may be designed so that communication by light (optical signals), such as between the transfer source layers (thin film device layers) described above, is enabled within at least one given transfer source layer (thin film device layer).

Additionally, in each of the first to third examples, as required, terminals (connecting terminals) for electrically connecting to the exterior (for example, an external apparatus or a substrate for mounting) may be provided at a predetermined position.

For example, when the connecting terminals are provided on the substrates 21 and the connecting terminals are electrically connected to the transfer source layers (thin film device layers) 41, connecting electrodes (terminals for connection), which are not shown in the drawings, are formed on the lower end of the transfer source layers 41 in Fig. 9, Fig. 16, Fig. 17, and Fig. 18. The substrates 21 are bonded (joined) to the transfer source layers 41 so that the connecting electrodes and the connecting terminals are electrically connected to each other. The bonding (joining) between the substrates 21 and the transfer source layers 41 may be performed, for example, in the same manner as that for the bonding (joining) between the transfer source layer 41 and the transfer source layer 42.

Next, a fourth example of a three-dimensional device of the present invention will be described.

Fig. 21 is a sectional view which schematically shows a fourth example of a three-dimensional device in the present invention. The description of what is common to the

first to third examples described above will be omitted and major differences will be described.

The three-dimensional device of the fourth example shown in Fig. 21 is a memory IC (memory device). A memory IC 10a includes, a substrate (substrate on the transfer destination side) 21, and a memory cell array 71, a memory cell array 72, and a memory cell array 73 deposited on the substrate 21.

The individual memory cell arrays 71, 72, and 73 are deposited in that order from the lower side in Fig. 21 by the method for transferring a thin film configuration described above. That is, the memory cell arrays 71, 72 and 73 are transfer source layers (thin film device layers).

In such a case, the substrate 21 and the memory cell array 71, the memory cell array 71 and the memory cell array 72, and the memory cell array 72 and the memory cell array 73 may be bonded (joined) in any one of the methods according to the first to third examples.

That is, in the same manner as that of the first or the second example described above, predetermined layers may be electrically connected to each other, or in the same manner as that of the third example described above, communication by light (optical signals) may be enabled between predetermined layers.

In the memory cell arrays 71, 72, and 73, memory cells which will be described below are arrayed in a matrix. In this example, the memory cell arrays 71, 72, and 73 are composed of an SRAM, respectively.

Fig. 22 is a circuit diagram which shows an example of a configuration of a memory cell (one cell) of the SRAM.

As shown in Fig. 22, a memory cell 80 of the SRAM is a memory cell of a CMOS-type SRAM, and includes an nMOS thin film transistor (TFT) 81, an nMOS thin film

transistor (TFT) 82, a pMOS thin film transistor (TFT) 83, an nMOS thin film transistor (TFT) 84, a pMOS thin film transistor (TFT) 85, nMOS thin film transistor (TFT) 86, and connecting lines therefor.

5 A gate of the nMOS thin film transistor 81 is connected to a word line 89, and a source or drain of the nMOS thin film transistor 81 is connected to a first bit line (data line) 87.

A gate of the nMOS thin film transistor 82 is connected to the word line 89, and a source or drain of the nMOS thin film transistor 82 is connected to a second bit line (data line) 88.

10 In the memory cell 80, the pMOS thin film transistor 83 and nMOS thin film transistor 84 constitute a first inverter circuit (NOT circuit), and the pMOS thin film transistor 85 and the nMOS thin film transistor 86 constitute a second inverter circuit (NOT circuit). The first inverter circuit and the second inverter circuit constitute a flip-flop circuit.

15 In the present invention, the memory cell arrays 71, 72, and 73 are not limited to memory arrays of SRAMs, and they may be memory cell arrays of various memories, for example, various RAMs such as DRAMs, and various ROMs such as EPROMs, E²PROMs, flash memories, and mask ROMs.

20 In the memory IC 10a (fourth example), the same advantage is also obtained as that in the first to third examples described above.

In particular, since a plurality of memory array cells are deposited in the memory IC 10a, a memory IC with a large capacity (large-scale memory) can be obtained. That is, when a memory IC of the same capacity (the same scale) is fabricated, since the memory IC can be formed in a narrow area, the memory IC can be miniaturized.

25 Additionally, in the present invention, the number of memory cell array layers, that

is, the number of transfer source layers (thin film device layers) which constitute the memory cell arrays is not limited to three, and it may be two, or four or more.

Next, a fifth example of a three-dimensional device of the present invention will be described.

5 Fig. 23 is a perspective view which schematically shows a fifth example of a three-dimensional device in the present invention. The description of what is common with the fourth example described above will be omitted and major differences will be described.

10 The three-dimensional device of the fifth example shown in Fig. 23 is a memory IC. A memory IC 10a includes a substrate (substrate on the transfer destination side) 21, and a memory 74, a memory cell array 72, and a memory cell array 73 deposited on the substrate 21.

15 The memory 74 and the memory cell arrays 72 and 73 are deposited in that order from the lower side in Fig. 23 by the method for transferring a thin film configuration described above. That is, the memory 74 and the memory cell arrays 72 and 73 are transfer source layers (thin film device layers).

20 The memory 74 includes a memory cell array 71, an input/output control circuit (I/O) 741 for controlling data input/output, a row decoder 742 for designating row addresses (addresses in the row direction) in the target memory cell, and a column decoder 743 for designating column addresses (addresses in the column direction) in the target memory cell.

In the memory IC 10a, the memory cell arrays 71, 72, and 73 constitute one memory cell array.

25 All of the memory cell arrays 71, 72, and 73 are driven by the input/output control circuit 741, the row decoder 742, and the column decoder 743. Therefore, in the memory IC 10a, the memory 74 and memory cell arrays 72 and 73 constitute one memory.

In the memory IC 10a (fifth example), the same advantage is also obtained as that in the fourth example.

In the present invention, the number of layers of memory cell arrays, that is, the number of transfer source layers (thin film device layers) constituting memory cell arrays, are not limited to two, and may be one, or three or more. In other words, in the present invention, it is acceptable if the total number of layers of transfer source layers (thin film device layers) constituting the memory array cell and of transfer source layers (thin film device layers) constituting the memory is two or more.

Next, a sixth example of a three-dimensional device of the present invention will be described.

Fig. 24 is a perspective view which schematically shows a sixth example of a three-dimensional device in the present invention. The description of what is common with the fourth example shown in Fig. 21 will be omitted and major differences will be described.

The three-dimensional device of the sixth example shown in Fig. 24 is a memory IC. A memory IC 10a includes a substrate (substrate on the transfer destination side) 21, and a memory 74, a memory 75, and a memory 76 deposited on the substrate 21.

The memories 74, 75, and 76 are deposited in that order from the lower side in Fig. 24 by the method for transferring a thin film configuration described above. That is, the memories 74, 75, and 76 are transfer source layers (thin film device layers).

The memory 74 includes a memory cell array 71, an input/output control circuit (I/O) 741 for controlling data input/output, a row decoder 742 for designating row addresses (addresses in the row direction) in the target memory cell, and a column decoder 743 for designating column addresses (addresses in the column direction) in the target memory cell.

The memory cell array 71 is driven by the input/output control circuit 741, the row

decoder 742, and the column decoder 743.

Similarly to the memory 74, the memory 75 includes a memory cell array 72, an input/output control circuit (I/O) 751, a row decoder 752, and a column decoder 753.

The memory cell array 72 is driven by the input/output control circuit 751, the row decoder 752, and the column decoder 753.

Similarly to the memory 74, the memory 76 includes a memory cell array 73, an input/output control circuit (I/O) 761, a row decoder 762, and a column decoder 763.

The memory cell array 73 is driven by the input/output control circuit 761, the row decoder 762, and the column decoder 763.

In the memory IC 10a (sixth example), the same advantages are also obtained as in the fourth example.

In the present invention, the number of layers of memories, that is, the number of transfer source layers (thin film device layers) which constitute memories is not limited to three, and may be two, or four, or more.

Next, a seventh example of a three-dimensional device of the present invention will be described.

Fig. 25 is a schematic diagram which shows a seventh example of a three-dimensional device in the present invention. The description of what is common with the fourth to sixth examples shown in Figs. 21 to 23 will be omitted and major differences will be described.

The three-dimensional device of the seventh example shown in Fig. 25 is a system IC (system LSI). A system IC (system LSI) 10b includes a substrate (substrate on the transfer destination side) 21, a logic circuit 77 and a memory 74 deposited on the substrate 21.

The logic circuit 77 and the memory 74 are deposited in that order from the lower

side in Fig. 25 by the method for transferring a thin film configuration described above. That is, the logic circuit 77 and the memory 74 are transfer source layers (thin film device layers).

The logic circuit 77 is composed of, for example, a CPU.

5 The memory 74 is driven and controlled by the logic circuit 77.

In the system IC 10b (seventh example), the same advantages are also obtained as in the fourth to sixth examples.

10 In particular, in the system IC 10b, the logic circuit 77 and the memory 74 can be formed by required (suitable) design parameters, design rules (minimum line width), and fabricating processes. That is, the logic circuit 77 and the memory 74 can be formed by different design parameters, different design rules, and different fabricating processes.

In the present invention, the number of layers of the logic circuit, that is, the number of transfer source layers (thin film device layers) constituting the logic circuit, is not limited to one, and may be two or more.

15 In the present invention, the number of layers of the memories, that is, the number of transfer source layers (thin film device layers) constituting the memory, is also not limited to one, and may be two or more.

Next, an eighth example of a three-dimensional device of the present invention will be described.

20 Fig. 26 is a schematic diagram which shows an eighth example of a three-dimensional device of the present invention. The description of what is common to the seventh example shown in Fig. 25 will be omitted and major differences will be described.

The three-dimensional device of the eighth example shown in Fig. 26 is a system IC (system LSI). A system IC (system LSI) 10b includes a substrate (substrate on the transfer destination side) 21, and a logic circuit 77 and a memory cell array 71 deposited

25

on the substrate 21.

The logic circuit 77 and the memory cell array 71 are deposited, in that order, from the lower side in Fig. 26 by the method for transferring a thin film configuration described above. That is, the logic circuit 77 and the memory cell array 71 are transfer source layers (thin film device layers).

The memory cell array 71 is driven and controlled by the logic circuit 77.

That is, the logic circuit 77 includes, in relation to the memory cell array 71, an input/output control circuit (I/O), which is not shown in the drawing, for controlling data input/output, a row decoder, which is not shown in the drawing, for designating row addresses (addresses in the row direction) in the target memory cell, and a column decoder, which is not shown in the drawing, for designating column addresses (addresses in the column direction) in the target memory cell.

The logic circuit 77 is composed of, for example, a CPU.

In the system IC 10b (eighth example), the same advantages are also obtained as in the seventh example.

In the present invention, the number of layers of the logic circuit, that is, the number of transfer source layers (thin film device layers) constituting the logic circuit is not limited to one, and may be two or more.

In the present invention, the number of layers of the memory cell array, that is, the number of transfer source layers (thin film device layers) is not limited to one, and may be two or more.

Next, a ninth example of a three-dimensional device of the present invention will be described.

Fig. 27 is a schematic diagram which shows a ninth example of a three-dimensional device in the present invention. The description of what is common with the fourth to

sixth examples shown in Figs. 21 to 23 will be omitted, and major differences will be described.

The three-dimensional device of the ninth example shown in Fig. 27 is an IC (LSI). An IC (LSI) 10c includes a substrate (substrate on the transfer destination side) 21, and a logic circuit 77 and a logic circuit 78 deposited on the substrate 21.

The logic circuits 77 and 78 are deposited, in that order, from the lower side in Fig. 27 by the method for transferring a thin film configuration described above. That is, the logic circuits 77 and 78 are transfer source layers (thin film device layers).

The logic circuits 77 and 78 are composed of, for example, CPUs.

In the IC 10c (ninth example), the same advantages are also obtained as in the fourth to sixth examples.

In particular, in the IC 10c, since a plurality of logic circuits are deposited, a large-scale logic circuit, that is, an IC (LSI) having a large scale can be obtained. In other words, when an IC having the same scale is fabricated, the IC can be formed in a narrow area, and thus, miniaturization of ICs can be achieved.

In the present invention, the number of layers of logic circuits, that is, the number of transfer source layers (thin film device layers) constituting logic circuits is not limited to two, and may be three or more.

In the fourth to ninth examples described above, in the present invention, at least one other transfer source layer (thin film device layer) may be further formed.

In such a case, the position of the other transfer source layer (thin film device layer) is not specifically restricted.

As the other transfer source layers (thin film device layers), for example, various types of sensors such as optical sensors or magnetic sensors may be used.

Although three-dimensional devices in the present invention have been described

based on the examples shown in the drawings, the present invention is not limited to this.

For example, in the present invention, when the number of transfer source layers (thin film device layers) of the three-dimensional device is set at three or more, predetermined transfer source layers may be electrically connected (hereinafter referred to as being "electrically connected") in a manner similar to that in the first example or the second example, and the space between other transfer source layers may be configured so that communication by light (optical signals) is enabled (hereinafter referred to "optically connected") in a manner similar to that in the third example.

In the present invention, portions of the predetermined transfer source layers may be electrically connected and the rest may be optically connected.

In the present invention, when at least one layer in the transfer source layers (thin film device layers) constitutes a memory or a memory cell array, a plurality of types of memories or memory cell arrays may be formed in the layer.

In the present invention, when at least two layers in the transfer source layers (thin film device layers) constitute memories or memory cell arrays, a plurality of types of memories or memory cell arrays may be deposited.

In the present invention, at least one layer in a plurality of transfer source layers (thin film device layers) constituting a three-dimensional device is transferred by the method for transferring a thin film configuration (transfer technique).

The transfer method in the present invention is not limited to the method described above.

Industrial Applicability

As described above, in accordance with a three-dimensional device in the present invention, since a thin film device layer is deposited by a transfer method, three-

dimensional devices (such as three-dimensional IC) can be easily fabricated.

In particular, since the individual thin film device layers can be formed independently, there is no need to take into consideration potential adverse effects on lower layers (thin film device layers on the lower side) as in conventional devices, and fabrication conditions are flexible.

In the present invention, since a plurality of thin film device layers are deposited, integration versatility can be improved.

In the present invention, since the individual thin film device layers can be formed on different substrates, the individual thin film device layers can be fabricated with optimal device parameters, optimal design rules, and optimal fabricating processes, and thus, a highly reliable device with high performance can be provided.

In the present invention, since each layer can be deposited by selecting a conforming thin film device layer only, in comparison with the case when a three-dimensional device is fabricated by forming each layer in order on the same substrate (forming each layer directly), higher yield can be achieved.

CLAIMS

1. A three-dimensional device comprising a plurality of thin film device layers deposited in a thickness direction, each thin film device layer being disposed in a predetermined region in a planar direction, wherein at least one of the thin film device
5 layers is deposited by a transfer method.

2. A three-dimensional device comprising a plurality of thin film device layers deposited on a base in a thickness direction for constituting a three-dimensional circuit, each thin film device layer constituting a circuit disposed in a predetermined region extending in a planar direction, wherein at least one of the thin film device layers is
10 deposited by a transfer method.

3. The three-dimensional device according to one of claims 1 and 2, wherein the transfer method comprises the steps of forming a thin film device layer on a support substrate with a separable layer therebetween, and irradiating the separable layer with light to cause a separation in the separable layer and/or at an interface so that the thin film
15 device layer on the support substrate is transferred to a substrate of the three-dimensional device.

4. The three-dimensional device according to claim 3, wherein the separation of the separable layer is caused by breakage or weakening of interatomic or intermolecular bonds in a material constituting the separable layer.

5. The three-dimensional device according to claim 3, wherein the separation of the separable layer is caused by evolution of gas from a material constituting the separable layer.
20

6. The three-dimensional device according to claim 3, wherein the light is a laser beam.

7. The three-dimensional device according to claim 3, wherein the separable layer
25 comprises any one of amorphous silicon, ceramic, metal, and organic polymeric material.

8. The three-dimensional device according to one of claims 1 and 2, wherein the thin film device layer comprises connecting electrodes, the connecting electrodes electrically connecting two adjacent thin film device layers to each other.

9. The three-dimensional device according to claim 8, wherein the connecting electrodes are provided on both surfaces of the thin film device layer.

10. The three-dimensional device according to claim 8, wherein two adjacent thin film device layers are joined to each other with an anisotropic conductive film therebetween.

11. The three-dimensional device according to one of claims 1 and 2, wherein in two selected layers of the thin film device layers, one layer has a light-emitting section and the other layer has a light-receiving section, the light-emitting section and the light-receiving section enabling optical communication between the two layers.

12. The three-dimensional device according to one of claims 1 and 2, wherein the thin film device layer deposited by transferring is formed simultaneously with at least one of the other thin film device layers.

13. The three-dimensional device according to one of claims 1 and 2, wherein at least one of the thin film device layers comprises a plurality of thin film transistors.

14. The three-dimensional device according to one of claims 1 and 2, wherein at least one of the thin film device layers comprises a memory cell array.

15. The three-dimensional device according to one of claims 1 and 2, wherein a plurality of layers among the thin film device layers comprise one memory.

16. The three-dimensional device according to one of claims 1 and 2, wherein at least one of the thin film device layers comprises a memory cell array, and at least one of the other thin film device layers comprises a logic circuit.

17. The three-dimensional device according to claim 16, wherein the logic circuit drives the memory cell array.

18. The three-dimensional device according to claim 16, wherein the logic circuit and the memory cell array are formed in accordance with different design rules.

19. The three-dimensional device according to claim 16, wherein the logic circuit and the memory cell array are formed in accordance with different design parameters.

5 20. The three-dimensional device according to claim 16, wherein the logic circuit and the memory cell array are formed by different fabricating processes.

ABSTRACT

A memory IC 10a includes a substrate (substrate on the transfer destination side) 21, and a memory cell array 71, a memory cell array 72, and a memory cell array 73 deposited on the substrate 21. The memory cell arrays 71, 72, and 73 are deposited, in that order, from the lower side in Fig. 21 by a method for transferring a thin film configuration. The method for the transfer includes the steps of forming a thin film device layer (memory cell array) on a support substrate with a separable layer therebetween, and irradiating the separable layer with light to cause a separation in the separable layer and /or at an interface so that the thin film device layer on the support substrate is transferred to the substrate 21.

Fig. 1





Fig. 2



09/403543

2 / 23

Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10






Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19






Fig. 20



17/23

Fig. 21

10a






Fig. 23






Fig. 24



21/23


Fig. 25

10b



22/23


Fig. 26



23/23

Fig. 27

10c



Seiko Epson Ref. No.: F004397US00

Attorney's Ref. No.:

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

3次元デバイス**THREE-DIMENSIONAL DEVICE**

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ _____に提出され、米国出願番号または特許協定条約 国際出願番号を _____ とし、（該当する場合） _____ に訂正されました。☐ was filed on _____ as United States Application Number or PCT International Application Number _____ and was amended on _____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基き下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

10-049883Japan02/March/1998

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

☐

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

☐

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)

(Filing Date)

(Application No.)

(Filing Date)

(出願番号)

(出願日)

(出願番号)

(出願日)

私は下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1章56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

PCT/JP99/0086424/February/1999Pending

(Application No.)

(Filing Date)

(Status: Patented, Pending, Abandoned)

(出願番号)

(出願日)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(Filing Date)

(Status: Patented, Pending, Abandoned)

(出願番号)

(出願日)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)
William P. Berridge, (Reg. 30,024)
Kirk M. Hudson, (Reg. 27,562)
Thomas J. Pardini, (Reg. 30,411)
Edward P. Walker, (Reg. 31,450)
Robert A. Miller, (Reg. 32,771)
Mario A. Costantino, (Reg. 33,565)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

James A. Oliff, (Reg. 27,075)
William P. Berridge, (Reg. 30,024)
Kirk M. Hudson, (Reg. 27,562)
Thomas J. Pardini, (Reg. 30,411)
Edward P. Walker, (Reg. 31,450)
Robert A. Miller, (Reg. 32,771)
Mario A. Costantino, (Reg. 33,565)

書類送付先:

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320

Send Correspondence to:

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320

直接電話連絡先: (名前及び電話番号)

OLIFF & BERRIDGE, PLC
(703) 836-6400

Direct Telephone Calls to: (name and telephone number)

OLIFF & BERRIDGE, PLC
(703) 836-6400

唯一または第一発明者名

下田 達也

Full name of sole or first inventor

Tatsuya SHIMODA

発明者の署名

日付

下田 達也

1999. 8/26

Inventor's signature

Tatsuya Shimoda

Date

Aug. 26, 1999

住所

日本国

長野県 諏訪市

Residence

Suwa-gun

Nagano

Japan

JPX

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号
セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation

3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

第二共同発明者

井上 聡

Full name of second joint inventor, if any

Satoshi INOUE

第二共同発明者の署名

日付

井上 聡

1999年8月10日

Second inventor's signature

Satoshi Inoue

Date

Aug. 10th, 1999

住所

日本国

長野県 茅野市

Residence

Chino

Nagano

Japan

JPX

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号
セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation

3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)